(a)[1]
State the name of the logic gate represented by the symbol in Fig. 9.1.
(b)[1]
State the name of the logic gate represented by the truth table in Table 9.1.
(c)[4]
Finish the truth table in Table 9.2 for this circuit using every possible input combination.